Difference between revisions of "Z80:Opcodes:SRA"
From Learn @ Cemetech
Jump to navigationJump to search (Initial automated import) |
m (Formatted section headings/content; added syntax) |
||
| Line 4: | Line 4: | ||
<!-- Syntax for this instruction --> | <!-- Syntax for this instruction --> | ||
| + | |||
| + | sra op8 | ||
| + | |||
| + | === Allowed Instructions === | ||
| + | |||
| + | <!-- All possible inputs --> | ||
SRA A | SRA A | ||
| Line 14: | Line 20: | ||
SRA (HL) | SRA (HL) | ||
SRA (IX+d) | SRA (IX+d) | ||
| − | SRA (IY+d) | + | SRA (IY+d) |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Effects == | == Effects == | ||
Latest revision as of 22:12, 10 March 2017
Arithmetic shift right 1 bit, bit 0 goes to carry flag, bit 7 remains unchanged.
Syntax
sra op8
Allowed Instructions
SRA A SRA B SRA C SRA D SRA E SRA H SRA L SRA (HL) SRA (IX+d) SRA (IY+d)
Effects
S and Z set according to definition, H and N reset, C from bit 0, P/V if parity is 0.
Uses
T-States
r denotes 8-bit register.
| r | 8 |
| (hl) | 15 |
| (ix+X) | 23 |
| (iy+X) | 23 |
See Also
RL,RLA,RLC,RLCA,RLD,RR,RRA,RRC,RRCA,RRD,SLA,SLL/SL1,SRL
